

10902F 8102000F




Fig. 1




Fig. 2

18




Fig. 3

F0902F"8h0E000F

No.	order of edges	for leading edge				for trailing edge			
		logic L1				logic L2			
		D8,7	D6,5	D4		D8,7	D6,5	D4	D3
0	ABCD	00	00	0		11	00	0	0
1	ABDC	00	00	1		11	00	1	0
2	ACBD	00	01	0		11	01	0	0
3	ACDB	00	01	1		11	01	1	0
4	ADBC	00	10	0		11	10	0	0
5	ADCB	00	10	1		11	10	1	0
6	BACD	00	11	0		11	11	0	0
7	BADC	00	11	1		11	11	1	0
8	BCAD	01	00	0		11	00	0	1
9	BCDA	01	00	1		11	00	1	1
10	BDAC	01	01	0		11	01	0	1
11	BDCA	01	01	1		11	01	1	1
12	CABD	01	10	0		11	10	0	1
13	CADB	01	10	1		11	10	1	1
14	CBAD	01	11	0		11	11	0	1
15	CBDA	01	11	1		11	11	1	1
16	CDAB	10	00	0					
17	CDBA	10	00	1					
18	DABC	10	01	0					
19	DACB	10	01	1					
20	DBAC	10	10	0					
21	DBCA	10	10	1					
22	DCAB	10	11	0					
23	DCBA	10	11	1					
		logic L1				logic L2			
		D8,7	D3	D2,1	D0	D8,7	D3	D2,1	D0
		11bar	0	00	0	11	-	00	0
		11bar	0	00	1	11	-	00	1
		11bar	0	01	0	11	-	01	0
		11bar	0	01	1	11	-	01	1
		11bar	0	10	0	11	-	10	0
		11bar	0	10	1	11	-	10	1
		11bar	0	11	0	11	-	11	0
		11bar	0	11	1	11	-	11	1
		11bar	1	00	0	11	-	00	0
		11bar	1	00	1	11	-	00	1
		11bar	1	01	0	11	-	01	0
		11bar	1	01	1	11	-	01	1
		11bar	1	10	0	11	-	10	0
		11bar	1	10	1	11	-	10	1
		11bar	1	11	0	11	-	11	0
		11bar	1	11	1	11	-	11	1
		11	-	00	0	11	-	00	0
		11	-	00	1	11	-	00	1
		11	-	01	0	11	-	01	0
		11	-	01	1	11	-	01	1
		11	-	10	0	11	-	10	0
		11	-	10	1	11	-	10	1
		11	-	11	0	11	-	11	0
		11	-	11	1	11	-	11	1

Fig. 4




Fig. 5

1093021 81020001




Fig. 6




Fig. 7




Fig. 8

FIG. 9




Fig. 9

109021" 81020001

		for leading edge										for trailing edge									
No.	order of edges	output OUT of comparator 32b										output OUT of comparator 30b									
		1,2,3,4,5,6					1,2,3,4,5,6					1,2,3,4,5,6					1,2,3,4,5,6				
		logic L1					logic L2					logic L1					logic L2				
		D8,7	D6,5	D4	D3	D8,7	D6,5	D4	D3	D8,7	D6,5	D4	D3	D8,7	D6,5	D4	D3	D8,7	D6,5	D4	D3
0	ABCD	00	00	0	0	11	00	0	0	11	00	0	0	11bar	0	00	0	11bar	0	00	0
1	ABDC	00	00	1	0	11	00	1	0	11	00	1	0	11bar	0	00	1	11bar	0	00	1
2	ACBD	00	01	0	0	11	01	0	0	11	01	0	0	11bar	0	01	0	11bar	0	01	0
3	ACDB	00	01	1	0	11	01	1	0	11	01	1	0	11bar	0	01	1	11bar	0	01	1
4	ADBC	00	10	0	0	11	10	0	0	11	10	0	0	11bar	0	10	0	11bar	0	10	0
5	ADCB	00	10	1	0	11	10	1	0	11	10	1	0	11bar	0	10	1	11bar	0	10	1
6	BACD	00	11	0	0	11	11	0	0	11	11	0	0	11bar	0	11	0	11bar	0	11	0
7	BADC	00	11	1	0	11	11	1	0	11	11	1	0	11bar	0	11	1	11bar	0	11	1
8	BCAD	01	00	0	0	11	00	0	0	11	00	0	0	11bar	1	00	0	11bar	1	00	0
9	BCDA	01	00	1	0	11	00	1	0	11	00	1	0	11bar	1	00	1	11bar	1	00	1
10	BDAC	01	01	0	0	11	01	0	0	11	01	0	0	11bar	1	01	0	11bar	1	01	0
11	BDCA	01	01	1	0	11	01	1	0	11	01	1	0	11bar	1	01	1	11bar	1	01	1
12	CABD	01	10	0	0	11	10	0	0	11	10	0	0	11bar	1	10	0	11bar	1	10	0
13	CADB	01	10	1	0	11	10	1	0	11	10	1	0	11bar	1	10	1	11bar	1	10	1
14	CBAD	01	11	0	0	11	11	0	0	11	11	0	0	11bar	1	11	0	11bar	1	11	0
15	CBDA	01	11	1	0	11	11	1	0	11	11	1	0	11bar	1	11	1	11bar	1	11	1
16	CDAB	10	00	0	0	10	00	0	0	10	00	0	0	11	-	00	0	11	-	00	0
17	CDBA	10	00	1	0	10	00	1	0	10	00	1	0	11	-	00	1	11	-	00	1
18	DABC	10	01	0	0	10	01	0	0	10	01	0	0	11	-	01	0	11	-	01	0
19	DACB	10	01	1	0	10	01	1	0	10	01	1	0	11	-	01	1	11	-	01	1
20	DBAC	10	10	0	0	10	10	0	0	10	10	0	0	11	-	10	0	11	-	10	0
21	DBCA	10	10	1	0	10	10	1	0	10	10	1	0	11	-	10	1	11	-	10	1
22	DCAB	10	11	0	0	10	11	0	0	10	11	0	0	11	-	11	0	11	-	11	0
23	DCBA	10	11	1	0	10	11	1	0	10	11	1	0	11	-	11	1	11	-	11	1

Fig. 10

FO902T" 8102000T




Fig. 11

103021 81020001




Fig. 12

transmitting circuit

CLK

DATA (SIG)

receiving circuit

40

42

Timing diagram for the 74VHC00 showing CLK and SIG signals for four different input combinations (00, 01, 10, 11). The diagram illustrates the propagation delay from the falling edge of CLK to the rising edge of SIG. The delays are 6ns for 00, 10ns for 01, 14ns for 10, and 18ns for 11.

Fig. 13




Fig. 14




Fig. 15




Fig. 16




Fig. 17




Fig. 18




Fig. 19




Fig. 20




Fig. 21